

Low Power Embedded Security

Ingrid Verbauwhede
K.U.Leuven - ESAT - SCD/COSIC

With thanks to:
EMSEC and COSIC/HW team members

E: ingrid.verbauwhede@esat.kuleuven.be
www.esat.kuleuven.be/cosic
www.emsec.ee.ucla.edu



Outline

- Embedded security
- Extra optimization goal: time – area – energy – security
- Security as strong as the weakest link
- Bottom-up:
 - Circuits & logic styles
 - Micro-architecture
 - HW & SW
 - Algorithms & protocols

Embedded Security: Motivation

- Ambient intelligence
- PDA's, cell phones, smart cards, gadgets..
- Distributed, communicating, devices
- Secure ?
- Low Energy ?
- Distributed security ?



New York Times (1/24/05):


"A Virus Writer Tests the Limits in Cell phones"

Los Angeles Times (10/14/06):




*"Federal Data Theft Found to Affect Millions:
Data Theft at Agencies Not as Uncommon as Hoped"*

Embedded Security Pyramid

- Security is as strong as the weakest link!



Side Channel Attacks



Ingrid Verbauwhede

5

December 2006

Side channel attacks

- Based on observation of the embedded device: smart-card, RFID tag, FPGA, ASIC, embedded micro-controllers,
- Observe: timing, power (= current), electro magnetic variations
- Simple attacks: one or a few measurements, visual inspection often sufficient
- Differential attacks: build a model of the behavior (e.g. the timing or current consumption) and correlate the measurement(s) with the model
- Higher order attacks, template attacks, combined attacks: as countermeasures improve, attacks become more complex
- Countermeasures:
 - At circuit & logic level
 - Micro-architecture level
 - SW level
 - Algorithm level

Ingrid Verbauwhede


6

December 2006

Foundation: Intro to Static CMOS


- Consumes power when output makes a 0 to 1 transition

IN	OUT
0 → 0	0
0 → 1	discharge
1 → 0	charge
1 → 1	0



Duplicate logic

- As suggested by famous cryptographers . . .




IN	IN	OUT	OUT
0 → 0	1 → 1	0	0
0 → 1	1 → 0	discharge	charge
1 → 0	0 → 1	charge	discharge
1 → 1	0 → 0	0	0

Dynamic logic

- Dynamic logic breaks input **sequence**
- or hamming distance


IN	OUT _{Pre}	OUT _{EV}	Charge
0→0	1	1	0
0→1	1	0	discharge
1→0	1	1	0
1→1	1	0	discharge



- [Side note: no need to do the reset/precharge with a clock. Can also be done in asynchronous logic or with explicit reset data.]

Transition independent power consumption ...

- ...doesn't create any side channel information
- When logic values are measured by charging and discharging capacitances, we need to use a fixed amount of energy for every transition




[Side note: in principle can also be obtained by current mode logic.
But extremely hard to realize in practice.]

Dynamic and Differential logic ...


- is necessary but not sufficient
 - Balance differential output nodes
 - (Dis)charge all internal nodes

→
E.g. DCVSL
is not
sufficient




Sense Amplifier Based Logic charges each cycle a constant load

- Balanced input and output nodes
- All internal nodes connect to an output




Sense Amplifier Based Logic



Experimental setup

- DPA on module of last round DES



DPA: "Power measurements are partitioned over 2 sets based on guess of secret key. Difference between typical supply currents of sets has noticeable peaks if guess was correct."

Implementation details


- Same circuit; two implementations.
- Difference in logic style:
 - static CMOS
 - SABL
- 0.18 μm , 1.8V CMOS technology
- 5000 encryptions
- Hspice with 10ps simulation step

Ingrid Verbauwhede


15

December 2006

Supply current profile



- irregular
⇒ input
dependent



- regular
⇒ input
independent


[Tiri_CHESS2003]

Ingrid Verbauwhede


16

December 2006


DPA – differential trace



Measurements to disclosure




Standard building blocks



- false output
- with false inputs
- precharge 1: outputs are 0
- precharge 0 - evaluation: 1 output is 1


Wave Dynamic Differential Logic

- Restrict library to AND, OR gate
 - input 0 \Rightarrow output 0
 - no precharge operator




WDDL library

- All functions of and2, or2 operator
- In addition: inverted input, output signals
- XOR2X4: OAI221X2:
- Our WDDL library: 128 cells




Experimental results

- Measurement results for FPGA test circuit




Unbalanced capacitive loads

- For constant power consumption:
constant load capacitance.
- Match loads at differential outputs.



Load capacitance breakdown




- Intrinsic caps.: matched
- Interconnect: dominant (Moore's law)
- Balancing interconnect: crucial

C_o : intrinsic output capacitance
 C_w : interconnect capacitance
 C_i : input capacitance

$$\begin{aligned}
 C_A &= C_{A'} \\
 C_{o,A} + C_{w,A} + C_{i,I1} + \dots C_{i,Ik} \\
 &= C_{o,A'} + C_{w,A'} + C_{i,I1'} + \dots C_{i,Ik'} \\
 C_{w,A} &= C_{w,A'}
 \end{aligned}$$


Place & Route approach

- Parallel routes (adjacent tracks, same layer) balance geometric distances, parasitic effects
- Resistance: equal vias, wire segments
- Capacitance (to other layers): ideally same environment
exact if every other layer is a power plane




Differential pair routing

- Available via gridless/shape-based routers.
 - only few critical signals (e.g. clock)
 - experiment with 200 pairs:
8 hours CPU, 1000 conflicts, 100 open nets.
- Gridded routers avoid wires in parallel.
- We propose “fat”-wire routing.
 - Abstract differential pair as one single fat wire.
 - Route with fat wire; then decompose into pair.



Fat wire decomposition

1. Duplicate fat wire.
2. Slide apart copies.
3. Reduce to normal width.




Ingrid Verbauwhede

27

December 2006

Design example



- Two normal wires replace each fat wire.


Ingrid Verbauwhede

28

December 2006

Prototype IC – ThumbPodII

- AES, controller, fingerprint processor.




Ingrid Verbauwheide

29

December 2006

Circuit techniques to address SCA

- Standard cells: break AES with 8000 encryptions
- Special cells (build from standard cells): over 1.5M encryptions and still not broken




Ingrid Verbauwheide


30

December 2006

DPA attack on AES key bytes- SC MOS



DPA attack on WDDL




Security partitioning


- Security at circuit level:
 - Back-end flow “automated” creates secure circuits
- But:
 - Area + energy cost
- Security partitioning

Embedded Security

- Security in an embedded system



Systematic Design Method: tree of trust



Ingrid Verbauwhede

35

December 2006

Example Application: ThumbPod



- Intelligent secure keychain device that recognizes owner biometrically
- Components:
 - Microcontroller with memory
 - Fingerprint sensor
 - Biometric signal processing
 - Security processing
- Communication: IR and USB
- Applications:
 - Secure credit cards, secure memory, access control, etc.


[UCLA work]

Ingrid Verbauwhede

36

December 2006

Security Partitioning





- Only the sensitive template and the corresponding processes need to be protected.
- Fuzzy vault avoids storage of sensitive material but also a price in terms of performance and cost

Security partitioning for Thumpod-II

Thumpod-II


- Processor & co-processor
- Security partitioning
 - Secure ASIC
 - Regular processor




Support for security partitioning

Hardware - Software co-design


SOC = embedded CPU with programmable co-processors



Example of a GEZEL codesign



Public Key: ECC/HECC HW/SW co-design




GEZEL based design [CHES 2005]

HW/SW for HECC


- 8051 8-bit micro controller
- With/without hardware acceleration

From the Tiny



3300 LUTs	+ 480 LUTs
820Bytes RAM	+ 100Bytes RAM
12KBytes ROM	

192 s
@ 12MHz




2.5 s
@ 12MHz

[Ches2005]


HW/SW for superscalar co-processor

- Superscalar
- ARM CPU



[Ches2006]

Embedded Security



Embedded Security is NOT a point solution!