# Another Attempt To Sieve With Small Chips - Part I: Collecting Relations

Willi Geiselmann Rainer Steinwandt

#### The Number Field Sieve

- Precomputation
- Relation collection
- Linear Algebra (Matrix step)
- Postprocessing

#### Relation Collection

- Given  $F_1(x,y)$ ,  $F_2(x,y) \in \mathbb{Z}[x,y]$ , homogeneous polynomials, e.g. of degree 5 and 1
- Find  $(a,b) \in \mathbb{Z} \times \mathbb{N}$  with  $F_1(a,b)$  and  $F_2(a,b)$  smooth, gcd(a,b) = 1

# Parameters for 1024 Bit (identical with TWIRL, 2003)

Smoothness bounds:

$$B_1 = 2.6 \cdot 10^{10}$$
 (algebraic),

$$B_2 = 3.5 \cdot 10^9$$
 (rational).

Sieving region:


$$A = 5.5 \cdot 10^{14}, -A < a < A;$$

$$B = 2.7 \cdot 10^8$$
,  $0 < b < B$ .

#### Previous work

- TWINKLE [Shamir 1999; Shamir, Lenstra 2000] not designed for 1024 bit numbers
- TWIRL [Shamir, Tromer 2003] full wafer design
- Mesh-based sieving [G., St. 2003, 2004] not feasible for 1024 bit numbers
- SHARK [Franke et al. 2005] elaborated butterfly transport system


## Sieving (Eratosthenes)



Dec-06-06


6

# Sieving (TWINKLE/TWIRL)



Time


#### Sieving (mesh / here)



#### Different Types of Primes

- Largish primes I:  $2^{27.2}$  $...Type II/III: <math>1.5 \cdot 10^7$
- Medium primes:  $2^{13}$
- Smallish primes:  $p < 2^{13}$

# Largish Stations



control logic & adder

DRAM for (p, r)-pairs

$$-A \le r < -A + S$$

DRAM for (p, r)-pairs

$$-A + S \le r < -A + 2S$$

control logic & adder

control logic & adder

DRAM for (p, r)-pairs


DRAM for (p, r)-pairs

# Largish Stations (Type I)

- DRAM holds < 100,000 (p,r)-pairs</li>
- $3 < \#DRAMs < 389 \quad (p_{max} / S)$
- 256 stations for  $p > 1.5 \cdot 10^7 \approx 2^{27.2}$
- Distributed on 32 chips:
   size: 472 mm² (0.13 μm process)
   output: 448 bit per clock cycle memory: 99%, logic: 1%

#### Medium/Smallish Stations


- $2^{13}$
- First (p,r)-pair stored,
   others calculated
- For  $p < 2^{20}$ :
  calculated in the collection unit



DRAM for (p,r)-pairs and  $p \cdot |S/p|(, ...)$ 


#### Collection Unit

- Distributed on 4 chips, each holding
- 4 arrays of 32 x 32 counting units.
- Each unit is in charge of 2<sup>12</sup> sieve locations,
- and adding up the log(p) values.



### Collection Array (handling med primes)

Additional parts, supporting the same counting units



# Collection Array

(handling small primes)

- Input similar to medium primes
- Hits for  $p < 2^{10}$  are calculated in the counting parts
- stored (added) in separate DRAM

#### Collection Unit (area estimates)

Distributed on 4 chips:


size: 493 mm<sup>2</sup>

(0.13 µm process)

input: 3584 bit / cc

memory: 94%

logic: 6%



#### Performance

- Total silicon area 172 cm<sup>2</sup>
- One subinterval (S=2<sup>26</sup>) in 53,000 cc
- One sieve line in 25 min (600 MHz)
- Sieving of a 1024 bit number with 8300 devices in one year
- 3.5 x more silicon area than TWIRL
- or 2.0 x more after modification

More details can be found in http://eprint.iacr.org/2006/403